WHAT IS CLAIMED IS:

1. A method for stack memory protection comprising the steps of:

13

14

1

generating new memory page attributes for a page table used to manage memory, each of said new memory page attributes identifying a block of memory as a new class of memory, each of said new memory page attributes generated by a corresponding new load/store instruction;

assigning, by an operating system or a processor, a selected one of said new memory page attributes to a selected block of memory, said selected block of memory used as a new class of memory corresponding to said selected new memory page attribute;

blocking normal load /stores to a memory block having one of said new memory page attributes; and

blocking a first new load/store to a memory block with one of said new memory page attributes not corresponding to said first new load/store

2

3

1

2

3

4

1

2

1

- 1 2. The method of claim 1, wherein said new classes of memory comprise stack 2 memory.
- The method in claim 2, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
 - 4. The method in claim 2, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having said stack memory attribute.
 - 5. The method in claim 2, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
 - 6. The method of claim 2, wherein said stack memory load/store instructions are executed on a CPU comprising an IA64 architecture.
 - 7. The method of claim 5, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware register contents

1

- during program execution, said processor stacks transparent to a programmer or a compiler.
 - 8. The method of claim 7, wherein said processor stack is an IA64 register stack.
 - 9. The method of claim 5, wherein said second memory stack is a program stack, said program stack used by a programmer or a compiler in managing program flow.

PATENT

	1	10. A processor comprising stack memory protection circuitry, said processor
	2	using blocks of memory as stack memory, said stack memory protection circuitry
	3	comprising:
	4	a stack memory attribute circuit, said stack memory attribute circuit
	5	operable to generate memory attributes, said memory attributes
	6	associated with each memory block designated as a memory stack;
J		
	7	a page table attribute storage circuit, said page table attribute circuit
	8	operable to store and associate one of said stack memory attributes
<u> -</u>	9	with a block of memory designated as stack memory;
	10	a stack memory allocation circuit, said stack memory allocation circuit
7	11	operable to identify a block of memory as a stack memory and
	12	associate said memory block with one of said stack memory attributes,
	13	said stack memory attributes stored in a memory page table; and
	14	a stack memory instruction execution circuit, said stack memory
	15	instruction execution circuit operable to decode load/store instructions
	16	to memory blocks, said stack memory instruction execution circuit
	17	granting stack memory load and stores to memory blocks having a

2

3

1

2

3

1

2

3

4

required stack memory attribute and not granting stack memory load and stores to memory blocks not having said required stack memory attribute.

- 11. The processor in claim 10, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
- 12. The processor in claim 10, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having a stack memory attribute.
- 13. The processor in claim 10, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
- 1 14. The processor of claim 10, wherein said stack memory load and store 2 instructions are executed on a CPU comprises an IA64 architecture.
- 1 15. The processor of claim 13, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware register

- contents during program execution, said processor stacks transparent to a programmer or a compiler.
- 1 16. The processor of claim 13, wherein said second memory stack is a program
 2 stack, said program stack used by a programmer or a compiler in managing program
 3 flow.

PATENT

	1	17.	A data processing system, comprising:
	2		a central processing unit (CPU);
	3		shared random access memory (RAM);
	4		read only memory (ROM);
	5		an I/O adapter; and
(6		a bus system coupling said CPU to said ROM, said RAM said display
	7		adapter, wherein said CPU, said CPU comprising stack memory
w T	8		protection circuitry, said stack memory protection circuitry
	9		comprising:
<u>-</u>			
			a stack memory attribute circuit, said stack memory attribute circuit
<u> </u>	1		operable to generate memory attribute, said memory attribute
	2		associated with each memory block designated as a memory stack;
	3		a page table attribute storage circuit, said page table attribute circuit
14			operable to store and associate said stack memory attribute with a
13	5		block of memory designated as stack memory;
16	5		a stack memory allocation circuit, said stack memory allocation circuit

PATENT

3	associate said memory block with a stack memory attribute, sa
)	memory attribute stored in a memory page table; and
)	a stack memory instruction execution circuit, said stack memor
	instruction execution circuit operable to decode load/store inst
2	to memory blocks, said stack memory instruction execution cir
}	granting stack memory load and stores to memory blocks having
ļ	stack memory attribute and not granting stack memory load an
j	to memory blocks not having said stack memory attribute.
18.	The data processing system in claim 17, wherein a first error condition
gener	rated whenever normal load/stores are attempted to stack memory having
or a s	econd stack memory attribute.
19.	The data processing system in claim 17, wherein a second error condit
gener	rated whenever said stack memory load/stores are attempted to memory i
havin	g a stack memory attribute.
	18. gener or a s 19. gener

1

2

emory attribute, said stack able; and t, said stack memory ode load/store instructions ction execution circuit emory blocks having a ck memory load and stores nory attribute.

- irst error condition is ack memory having a first
- econd error condition is mpted to memory not
- 20. The data processing system in claim 17, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted

2

3

4

1

2

- to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
- 1 21. The data processing system of claim 17, wherein said stack memory load and store instructions are executed on a CPU comprising an IA64 architecture.
 - 22. The data processing system of claim 20, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware register contents during program execution, said processor stacks transparent to a programmer or a compiler.
 - 23. The data processing system of claim 20, wherein said second memory stack is a program stack, said program stack used by a programmer or a compiler in managing program flow.

PATENT

1	24. A computer program product embodied in a machine readable medium,
2	including an operating system and a compiler for a processor system, comprising; a
3	program of instructions for performing the program steps of:
4	generating new memory page attributes for a page table used to
5	manage memory, each of said new memory page attributes identifying
6	a block of memory as a new class of memory, each of said new
9 7	memory page attributes generated by a corresponding new load/store
7 5 5 8 7 4 9	instruction;
첫 분 9	assigning, by an operating system or a processor, a selected one of said
⊭ 10	new memory page attributes to a selected block of memory, said
- 11	selected block of memory used as a new class of memory
11 12 12 13	corresponding to said selected new memory page attribute;
1 3	blocking normal load /stores to a memory block having one of said
14	new memory page attributes; and
15	blocking a first new load/store to a memory block with one of said new
16	memory page attributes not corresponding to said first new load/store

2

3

1

2

3

4

1

2

1

- 1 25. The computer program product of claim 24, wherein said new classes of memory comprise stack memory.
- The computer program product in claim 25, wherein a first error condition is generated whenever normal load/stores are attempted to stack memory having a first or a second stack memory attribute.
 - 27. The computer program product in claim 25, wherein a second error condition is generated whenever said stack memory load/stores are attempted to memory not having said stack memory attribute.
 - 28. The computer program product in claim 25, wherein a third error condition is generated whenever a stack memory load/store for a first memory stack is attempted to a second memory stack, said third error condition also generated if a stack memory load/store for said second memory stack is attempted to said first memory stack.
 - 29. The computer program product of claim 25, wherein said stack memory load/store instructions are executed on a CPU comprising an IA64 architecture.
 - 30. The computer program product of claim 29, wherein said first memory stack is a processor stack, said processor stack used by a processor to load and store hardware

2

- register contents during program execution, said processor stacks transparent to a programmer or a compiler.
- 1 31. The computer program product of claim 30, wherein said processor stack is an IA64 register stack.
 - 32. The computer program product of claim 28, wherein said second memory stack is a program stack, said program stack used by a programmer or a compiler in managing program flow.

1

2

3

1

2

1	33.	A method of managing	a memory device	comprising	the ster	os of:
_						

4	associating a memory attribute with each memory space; said memory
3	an as-needed basis; and
2	partitioning said memory device into a plurality of memory spaces on

34. The method of claim 33, wherein a particular memory attribute has corresponding load/store instruction.

35. The method of claim 34, wherein a load/store instruction associated with a first memory attribute causes an error condition if attempted on a memory space with a second memory attribute.

attribute determining a use of each of said memory spaces.

36. The method of claim 33, wherein each of said memory attributes are stored in a memory page table, said memory page table used to manage said memory device.